INTRODUCTION
The down scaling of electronic device dimensions has been expected to be the main way to continue miniaturization as seen by the International Technology Roadmap for Semiconductors (ITRS) to achieve better high frequency performance. Over the past decades this downscaling has allowed the semiconductor industry to gain significant progress in high speed and new circuit applications such as automotive radar, 100Gb/s data transfer etc. To achieve higher frequency performance, the transistor is made in such a way that its operating quiescent point is shifted to higher current densities and therefore power consumption of devices has increased significantly, resulting in self-heating effect in power and RF hetero-junction bipolar devices. Thermal issue is one of the key factors limiting the performance and reliability of the devices and integrated circuits, therefore systematic characterization of thermal effects inside the devices remains very important criteria to explore.
In general, self-heating effect characterization is based on steady state condition to extract thermal resistance and transient condition to extract thermal capacitance. A number of attempts have been accomplished to study self-heating effect in steady state conditions which are in general based on DC measurements at different ambient temperatures [1] . The transient temperature response can be obtained by pulses applied to the collector node and keeping the base current constant [2] . Measuring Base-Emitter voltage permits to determine the change in temperature inside the device. Although there are major limitations in this method because of difficulty in calibrations, like the passive elements related to coaxial cables and connectors, must be taken into account and should be accurately characterized. Various analytical models have been developed to investigate self-heating effect by connecting different electro-thermal networks like Foster network, Nodal network, Recursive network etc. at temperature node of the compact model [2] . In time domain, heat diffusion can be modeled in physical way by distributed electro-thermal network for pyramidal heat flow [3] or spherical heat flow [4] . A systematic study on comparison among different electro-thermal networks in the frequency domain has been proposed by [5] . It has been seen that, Recursive electro-thermal network provides the best compromise between accuracy, number of model parameters and physical basement.
In the first part of this paper, we discuss the electro-thermal transient simulation, where a pulse of electric power has been applied at Base-Collector junction of the device to obtain the transient response of temperature variation. In second part we discuss transient measurements, applying voltage pulses at Base and Collector terminal simultaneously and measuring the transient response of Collector current increase due to selfheating. The measurements have been calibrated taking all the passive elements related to coaxial cables, connectors, bias network etc. into account. In third part we have discussed electro-thermal modeling using HiCuM [6] compact HBT model and its limitations. The Recursive network proposed in [5] , has been modified to apply in time domain case and has been verified with measurements and numerical simulation.
II. ELECTRO-THERMAL TRANSIENT SIMULATIONS
3D electro-thermal transient simulations have been performed using Sentaurus Device Simulator taking ½ of devices placed on a semi-infinite Si-block with similar thickness as wafer one (300 µm) in order to validate measurement results. We consider the heat diffusion from Base-Collector junction to Si material (lower part of device) of device with STMicroelectronics BiCMOS9MW technology. The device under analysis has been made by Sentaurus Structure Editor (see Fig. 2 ) with key technological and geometrical parameters, D ST (height of shallow trench) = 0.3µm, D DT (height of deep trench) = 2.5 µm. Two thermodes have been placed at thermal node and thermal ground of the device respectively. A comparative study on thermal resistance for different device structure (from basic device taking only lower part and Deep Trench and then adding Shallow Trench, thick SiO 2 layer, SiGe Base, Polysilicon Base, floating metal layer etc.) has been demonstrated in the DOTFIVE report [7] . It has been seen that nearly about 5% of heat flux can diffuse through the upper part; therefore upper part has been neglected for simplicity in transient simulation. 
III. TRANSIENT MEASUREMENTS
On chip pulse measurements have been achieved with different Base-Collector pulse widths and bias conditions using MC2 Technology APMS LPM1/HPM1 pulse generator and Agilent 6633B system DC power supply on RF HBTs in Ground-Signal-Ground (GSG) configuration at room temperature. The measured NPN transistors are fabricated within the ST Microelectronics Si-Ge BiCMOS9MW technology [8] , which is a quasi self-aligned trench isolated technology. The key figures of this technology are: current gain (β) = 950, transition frequency (f T ) = 230 GHz and maximum oscillation frequency (f max ) = 290 GHz. Experimental setup for pulse measurements is described in Fig. 3 . Pulses are applied through the DC port of the bias network where RF port is grounded with 50Ω resistance. We have several passive elements between pulse generator and device terminal arise due to internal resistance of pulse generator, bias network, co-axial cables and co-axial connectors. It has been seen through measurements that the capacitance (C cab ) and inductance (L cab ) of cables are most responsible for the noise arising in Base-Collector pulse profiles and the values of C cab and L cab increase linearly with cable length. So it should be necessary to optimize for accurate measurements and thermal modeling. Coaxial cables-connectors are measured by HP-4194A auto-balancing bridge type Impedance analyzer and the 16047E test fixture with open-short method. The length of the cables has also been optimized to minimize noise. Time domain Collector current has been measured as shown in (Fig. 4) .
IV. ELECTRO-THERMAL COMPACT MODELING
In this section thermal parameters for two different electrothermal networks are extracted from transient measurement using compact model (Fig. 5) as well as transient electrothermal numerical simulations. Circuit simulations were performed with Agilent ICCAP using two pulse sources that were connected through a model of passive elements to the base and the collector of the transistor model (Fig. 5) . The model of passive elements includes Bias networks, coaxial cables and connectors of the measurement configuration are described in part III of this study. The internal network of the Bias-TEEs has been provided by MC2 and the passive elements of cables and connectors were extracted from measurements. BiCMOS9MW transistor models (CBE configuration) for 4 different emitter lengths were generated by a scalable HiCuM library provided by XMOD Technologies. The thermal node of the transistor model is either connected with the standard electro-thermal network including single R TH and C TH or with the Recursive network shown in Fig. 5 . The recursive network is a physical approach to characterize the thermal spreading impedance of the transistor. The heat diffusion from the active region can be simplified as a spherical heat conduction path [4] . This also shows that every element is equivalent to a heat generating sphere. With further distance from the active region the area of a sphere (equithermal surface) increases. An elementary spherical slice at a distance z (towards thermal ground from heat source) with thickness Δz is characterized by a capacitance C(z)Δz and resistance R(z)Δz [3] as follows,
Here k is the thermal conductivity of Si, C v is the specific heat at constant volume of Si and A(z) is the area of the spherical equithermal surface element at a distance z. Therefore the time-dependent diffusion of heat can be modeled by a distributed Recursive network where, the respective thermal resistance element decreases and the capacitance element increases, which has been modeled by the multiplication factor K r (<1) and K c (>1) with R and C respectively (Fig. 5 ).
The thermal parameters for both networks are extracted from measured transient response of Collector current. A comparison between compact model simulation and measurements is shown in Fig. 6 . Short and long pulse time extraction has been performed with single R TH -C TH network which gives the minimum and maximum value of C TH . The mid time pulse has been fitted with average value of C TH . The same extraction has been performed with transient simulation as shown in Fig. 7 . A time delay between measurement and compact model simulation using recursive network extracted without calibration has been observed in Fig. 6 . Calibrated simulation including all passive elements is mandatory to achieve an accurate extraction. The measurements presented in Fig. 6 are very difficult to achieve due to the complex calibration process explained in section III. For validation purpose, transient electro-thermal simulation has been performed as described in section II. A power pulse has been applied at the Base-Collector junction in order to simulate time domain temperature response. The simulated transient temperature has been modeled with both electro-thermal networks as shown in Fig. 7 .
The transient variation of the lattice temperature ΔT is mainly defined by the thermal capacitance whereas the steady state value is modeled by the overall thermal resistance, R TH =Σ R * k r i , where i=0, 1, 2,.. n; the number of cell of the Recursive electro-thermal network. The components of the standard thermal network and of the recursive network, derived from electro-thermal modeling of numerically simulated transient temperature and measured collector pulse, are shown in Fig. 8 and 9 .
V. RESULTS
The variation of thermal resistance and thermal capacitance behavior with emitter area has been achieved from pulse measurements as well as transient simulation. A comparison of time domain thermal modeling between pulse measurements and numerical simulations with Single R-C (Fig. 8) and Recursive electro-thermal network with 9 R-C cells (Fig. 9 ) has been demonstrated. Extraction at large time Extraction at small time From the comparison it is identified that fitting with recursive network is more accurate than using only single R TH and C TH (Fig. 6 and 7 ). This can be explained physically by thermal flux and lattice temperature distribution from heat source to thermal ground. According to the Fig. 2 , the evolution of equithermal surface and equithermal volume element from heat source to ground can be represented by the decrease of thermal resistance and the increase of thermal capacitance as shown in Fig. 9 . The lower value of R TH extracted from measurements can be caused by thermal flux through metal contacts that has not been taken into account for numerical device simulation.
VI. CONCLUSION
In this study, the transient self-heating effect in Si-Ge HBTs, based on pulse measurements has been investigated. The extraction of C TH parameter in time domain for small device dimension can be achieved by employing a complete calibration. Transient device temperature variation has been achieved by means of 3D electro-thermal numerical simulations. 
